

04/15/98

1c587 U.S. PTO

A

+

PTO/SB/05 (2/98) (modified)
Approved for use through 9/30/2000, OMB 0651-0032
Patent and Trademark Office U.S. DEPARTMENT OF COMMERCE


NEW UTILITY PATENT APPLICATION TRANSMITTAL <i>(only for new nonprovisional applications under 37 CFR 1.53(b))</i>	Attorney Docket Number	3159
	First Named Inventor	Eric S. Young
	Total Pages in this Submission	37
	Express Mail Label No.	EM533088352US

APPLICATION ELEMENTS	ACCOMPANYING APPLICATION PARTS
1. <input checked="" type="checkbox"/> Fee Transmittal Form (in duplicate) <input checked="" type="checkbox"/> Check Enclosed 2. <input checked="" type="checkbox"/> Specification <i>(preferred arrangement set forth below)</i> <input type="checkbox"/> Descriptive Title of the Invention <input type="checkbox"/> Cross Reference(s) to Related Case(s) <input type="checkbox"/> Statement Regarding Fed sponsored R & D <input type="checkbox"/> Background of the Invention <input type="checkbox"/> Brief Summary of the Invention <input type="checkbox"/> Brief Description of the Drawing(s) <input type="checkbox"/> Detailed Description <input type="checkbox"/> Claim or Claims <input type="checkbox"/> Abstract of the Disclosure 3. <input checked="" type="checkbox"/> Drawing(s) <i>(when necessary per 35 USC 113)</i> 4. Oath or Declaration a <input checked="" type="checkbox"/> New Declaration <input checked="" type="checkbox"/> Executed b <input type="checkbox"/> Copy from a prior application (37 CFR 1.63(d)) <i>(for continuation/divisional with Box 17 completed)</i> i. <input type="checkbox"/> DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b) 5. <input type="checkbox"/> Incorporation by Reference <i>(useable if Box 4b is checked)</i> . The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.	6. <input checked="" type="checkbox"/> Assignment & PTO-1595 7. <input type="checkbox"/> Certified Copy of Priority Document(s) <i>(if foreign priority is claimed)</i> 8. <input type="checkbox"/> Information Disclosure Statement & PTO-1449 <input type="checkbox"/> Copies of IDS Citation(s) 9. <input type="checkbox"/> Preliminary Amendment 10. Small Entity Statement <input type="checkbox"/> New Statement enclosed <input type="checkbox"/> Statement filed in prior application. Status still proper and desired 11. <input checked="" type="checkbox"/> Return Postcard 12. <input type="checkbox"/> _____ 13. <input type="checkbox"/> _____ 14. <input type="checkbox"/> _____ 15. <input type="checkbox"/> _____ 16. <input type="checkbox"/> _____
ADDRESS TO: Assistant Commissioner for Patents Box Patent Application Washington, D.C. 20231	

17 If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information below and in a preliminary amendment.

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: ____/____

Prior application information: Examiner: _____ Group/Art Unit: _____

18. CORRESPONDENCE ADDRESS					
NAME	Greg T. Sueoka Fenwick & West LLP				
ADDRESS	Two Palo Alto Square				
CITY	Palo Alto	STATE	CA	ZIP CODE	94306
COUNTRY	U.S.A.	TELEPHONE	(650) 858-7194	FAX	(650) 494-1417
Name (Print/Type)	Greg T. Sueoka			Registration No. (Attorney/Agent)	33,800
Signature				Date	April 15, 1998

+

0002/PTO(modified) U.S. Department of Commerce
Rev. 10/95 Patent and Trademark Office

FEE TRANSMITTAL

TOTAL AMOUNT OF PAYMENT

Subtotal (1) + Subtotal (2) + Subtotal (3) = **(\$852.00)**

Complete if Known

Application Number	
Filing Date	April 15, 1998
First Named Inventor	Eric S. Young
Group Art Unit	Unknown
Examiner Name	Unknown
Attorney Docket Number	3159

METHOD OF PAYMENT

1. The Commissioner is hereby authorized to:

- ☐ Charge the indicated fees to the below mentioned deposit account.
- ☒ Charge any additional fee required under 37 CFR 1.16 and 1.17 or credit any over payments to the below mentioned deposit account [†]
- ☐ Charge the Issue Fee set in 37 CFR 1.18 at mailing of the Notice of Allowance, 37 CFR 1.311(b) to the below mentioned deposit account.

Deposit Account Number: 19-2555
Deposit Account Name: FENWICK & WEST LLP

A Duplicate Copy of this authorization is attached

2. ☒ Payment Enclosed:
[☒] Check [☐] Other

FEE CALCULATION (continued)

3. ADDITIONAL FEES

Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	Fee Due
105/\$130	205/\$65	Surcharge - late filing fee or oath	
127/\$50	227/\$25	Surcharge-late provisional filing fee or cover sheet	
147/\$2,520	147/\$2,520	For filing a request for reexamination	
115/\$110	215/\$55	Extension for response within first month [†]	
116/\$400	216/\$200	Extension for response within second month [†]	
117/\$950	217/\$475	Extension for response within third month [†]	
118/\$1,510	218/\$755	Extension for response within fourth month [†]	
128/\$2,060	228/\$1,030	Extension for response within fifth month [†]	
119/\$310	219/\$155	Notice of Appeal	
141/\$1,320	241/\$660	Petition to revive unintentionally abandoned application	
142/\$1,320	242/\$660	Utility Issue Fee (Or Reissue)	
143/\$450	243/\$225	Design Issue Fee	
122/\$130	122/\$130	Petitions to the Commissioner	
123/\$50	123/\$50	Petitions related to provisional applications	
126/\$240	126/\$240	Submission of Information Disclosure Statement	
581/\$40	581/\$40	Recording each patent assignment per property (times number of properties)	40.
146/\$790	246/\$395	Filing a submission after final rejection (37 CFR 1.129(a))	
149/\$790	249/\$395	For each additional invention to be examined (37 CFR 1.129(b))	
Other fee (specify)			
Other fee (specify).			

FEE CALCULATION (fees effective 10/01/97)

1. FILING FEE

Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description	Fee Due
101/\$790	201/\$395	Utility Filing	790.
106/\$330	206/\$165	Design Filing	
108/\$790	208/\$395	Reissue Filing	
114/\$150	214/\$75	Provisional Filing	
SUBTOTAL (1)			(\$790.00)

2. CLAIMS

Large Entity Fee Code/Fee	Small Entity Fee Code/Fee	Fee Description
103/\$22	203/\$11	Claims in excess of 20
102/\$82	202/\$41	Independent claims in excess of 3
104/\$270	204/\$135	Multiple dependent claim
109/\$82	209/\$41	Reissue independent claims over original patent
110/\$22	210/\$11	Reissue claims in excess of 20 and over original patent

SUBTOTAL (3) **(\$40.00)**

(Col. 1)		(Col. 2)		(Col. 3)		Fee	
For	No. of Existing Claims	minus*	Highest No Previously Paid For	=	Extra**	x	Fee Due
TOTAL	21	minus*	20 or 0	=	1	x	22.
INDEP	3	minus*	3 or 0	=	0	x	82.
[<input type="checkbox"/>] First presentation of multiple dependent claim							=

* Subtract the greater number of Col. 2


** If the difference between Col. 1 and Col. 2 is less than zero, then enter "0" in Col. 3

SUBTOTAL (2) **(\$22.00)**

SUBMITTED BY

Typed or Printed Name **Greg T. Sueoka**

Signature



Complete (if applicable)

Reg. Number **33,800**

Date

April 15, 1998

[†] Request for Extension of Time per 37 CFR 1.136 (a)(3) made hereby

1 **A SYSTEM AND METHOD FOR PERFORMING BLENDING USING AN OVER**
2 **SAMPLING BUFFER**

3 Inventors: Eric Young, Randy Zhao, Anoop Khurana, Roger Niu, Dong-Ying Kuo
4 and Sreenivas Kottapalli

5 **BACKGROUND OF THE INVENTION**

6 1. Field of the Invention.

7 The present invention relates generally to systems and methods for rendering
8 graphic images on a display device. In particular, the present invention relates to
9 systems and method for performing blending operations. Still more particularly, the
10 present invention relates to a system and a method for performing alpha blending using
11 an over-sampling buffer.

12 2. Description of the Background Art.

13 In computer graphics and image processing, an image is composed of an array of
14 values. Each value in the array or multiple values in the array correspond to a
15 respective picture element or pixel. Each pixel is preferably represented by a plurality
16 of quantities that specify color, shading or other pixel characteristics.

17 One important graphics operation is blending. In particular, alpha blending is
18 conventional 3D process that gives a computer-generated image the effect of
19 transparency. Blending occurs when two images must be combined on a pixel-by-pixel
20 basis to produce a composite image. In combining the images, one image is defined as

1 the foreground or source image and the other image is defined as the background or
2 destination image. The combination of the foreground and background images is
3 accomplished through a weighted ratio between corresponding pixels in each image,
4 where each pixel's characteristics are based on a blending value. The blending value
5 indicates a fractional constant, C , by which the foreground and background pixels are
6 weighted. The foreground pixels are weighted by C , and the background pixels are
7 weighted by $1-C$. The weighted foreground and background pixels are then summed
8 and averaged on a pixel-by-pixel basis to create a new composite image.

9 One such prior art method for performing alpha blending in the context of a
10 graphic engine or accelerator is shown in Figure 1. As shown the process for
11 performing blending begins by retrieving a source color for a pixel in step 100,
12 retrieving a destination color for a pixel in step 102, and retrieving a blend value C in
13 step 104. Then in step 106, the new value for the destination color is generated by
14 computing the value, $x = A \cdot C + B \cdot (1-C)$. Finally, in step 108, the generated blend value
15 is stored back in a frame buffer. Thus, each blending operation requires a memory read
16 of the destination color, a blending of the source color with the destination color, and a
17 memory write operation.

18 In certain image processing applications, the amount of time available for
19 performing the required calculations for realistically displaying an image
20 transformation is severely limited. Current technology has made image sizes of $1024 \times$
21 768 , or 800×600 pixels commonplace. Blending the pixels of two images to form a
22 composite image must be done on a pixel-by-pixel basis, and therefore, requires

1 millions of computational operations. The computational time constraints are
2 particularly severe in interactive computer graphics situations, in which a computer
3 user influences or directs entire sequences of displayed images. Alpha blending is
4 frequently required in such situations and must be performed as quickly as possible.

5 When alpha blending is performed, this operation is performed for each pixel, as
6 has been noted above. Eight times over sampling requires eight times more
7 computation and bandwidth per pixel. Further, when eight times over sampling and
8 alpha blending are performed, the computational requirements for alpha blending
9 increase by eight. This results in significant degradation in performance because it
10 requires eight read/modify/write operations to perform one a blend operation per
11 pixel. Thus, when used with an over sampling buffer, the process for alpha blending
12 requires more operations, making it prohibitively expensive.

13 Therefore, there is a need for an efficient system and method for performing
14 alpha blending when used with an over sampling buffer.

15 16 SUMMARY OF THE INVENTION

17 The present invention overcomes the deficiencies and limitations of the prior art
18 with a system and methods for performing alpha blending using an over-sampling
19 buffer. The system of the present invention includes a graphics engine including,
20 among other components, an over sampling buffer and an alpha blending unit. The
21 present invention is particularly advantageous because it provides an alpha blending
22 unit that is able to perform alpha blending on sub-samples of a pixel in an efficient

1 manner. The alpha blending unit preferably comprises a plurality of registers for
2 storing a source color, a blending value, a plurality of destination sub-sample values,
3 and multipliers, adders, an accumulator and a divider. The alpha blending unit
4 advantageously sums the destination sub-sample values and then divides them by the
5 number of sub-samples to generate a combined destination color value. This combined
6 destination color value along with the source color and a blending value are then
7 provided to the multipliers, and adders to generate a new destination color value for
8 the pixel.

9 The present invention further comprises a method for performing alpha blending
10 including the steps of determining the sub-samples to be blended, determining the
11 number of sub-samples to be blended, retrieving the destination color for each sub-
12 sample to be blended, adding the retrieved sub-samples together to produce an
13 accumulated value, dividing the accumulated value by the number of sub-samples
14 effectively taking an average, retrieving a source color and a blend value, generating a
15 blend result using the retrieved source color, retrieving a blend value and the divided
16 accumulated value, and storing the blend result in the frame buffer.

17 18 BRIEF DESCRIPTION OF THE DRAWINGS

19 Figure 1 is a flow chart of a conventional prior art process for performing
20 blending.

Figure 2 is a block diagram of a system including a preferred embodiment of the present invention.

Figure 3 is block diagram of a graphics engine constructed according to a preferred embodiment of the present invention.

Figure 4 is block diagram of an exemplary embodiment of an alpha blending unit constructed according to the present invention.

Figure 5 is diagram illustrating the relationship between the sub-samples, their storage in the over sampling buffer and the storage of a pixel in the frame buffer.

Figure 6 is a flow chart of the preferred process for performing alpha blending according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 2, a block diagram of a system 200 including a preferred embodiment of the present invention is shown. The system 200 preferably comprises a frame buffer 202, a graphics engine 204, an output device 206, and a processor 208. The system 200 may also include main memory, an input device, a data storage device and a network interface, although not shown. The processor 208 is coupled to the frame buffer 202, the graphics engine 204, and output device 206 in a Von Neuman architecture such as in personal or mini computer. The processor 208 is preferably a microprocessor such as an Intel Pentium; the output device 206 is preferably a video monitor; and the frame buffer 202 is preferably random access memory (RAM). The graphics engine or accelerator 204 includes conventional functionality including 2D

1 graphics processing, 3D graphics processing, and video image processing, such as the
2 ViRGE integrated 3D accelerator manufactured and sold by S3 Incorporated of Santa
3 Clara, California. The graphics engine 204 preferably includes additional functionality
4 as will be detailed below for performing blending according to the present invention.
5 As shown, the graphics engine 204 is coupled via line 210 to the frame buffer 202 for
6 sending and receiving data to be rendered on the output device 206. The graphics
7 engine 204 is also coupled by line 212 to the processor 208 to receive data and
8 commands for rendering images on the output device 206.

9 Referring now to Figure 3, portions of the graphics engine 204 relating to the
10 present invention are shown in more detail. The graphics engine 204 preferably
11 comprises a frame buffer interface 300, an over sampling buffer 302, a texture blending
12 unit 304, an alpha test unit 306, a Z compare unit 308, an alpha blending unit 310 and a
13 setup unit or engine and registers 312, and a dither unit 314. While each of the units
14 300, 302, 304, 306, 308, 310, 312 and 314 will now be described as a functional unit with
15 specific coupling to the frame buffer 202 and the processor 208, those skilled in the art
16 will recognize that in alternate embodiments, the units 300, 302, 304, 306, 308, 310, 312
17 and 314 could be routines executed by a graphics engine.

18 As shown in Figure 3, the frame buffer interface 300 is coupled to bus/line 210 to
19 send and receive data to and from the frame buffer 202. The frame buffer interface 300
20 is also coupled to the texture blending unit 304 via line 316 to provide data from the
21 frame buffer 202 to the texture blending unit 304. The over sampling buffer 302 is also

1 coupled to the frame buffer 202 by the frame buffer interface 300. The alpha test unit
2 306, the Z compare unit 308, the alpha blending unit 310 and the dither unit 314 all
3 receive or send data to the frame buffer 202 through the over sampling buffer 302 and
4 the frame buffer interface 300. For example, the frame buffer interface 300 includes
5 much of the functionality of conventional memory interface units of existing graphic
6 accelerators.

7 The setup unit and registers 312 receive commands and data from the processor
8 208 and store them for use by the over sampling buffer 302, the texture blending unit
9 304, the alpha test unit 306, the Z compare unit 308, the alpha blending unit 310 and the
10 dither unit 314. More specifically, the setup unit and registers 312 store data per
11 triangle that indicate the size, shade, shape, blending and other rendering
12 characteristics. The setup unit and registers 312 are coupled to line 212 to send and
13 receive commands and data to and from the processor 208. The setup unit and registers
14 312 are also coupled to the over sampling buffer 302, the texture blending unit 304, the
15 alpha test unit 306, the Z compare unit 308, the alpha blending unit 310 and the dither
16 unit 314 to pass on data and commands specifying how each unit 302, 304, 306, 308, 310,
17 312, 314 is to process data from the frame buffer 202. The coupling through the setup
18 unit and registers 312 also provides operands and other information that the respective
19 units 302, 304, 306, 308, 310, 312, 314 may need to perform their rendering functions.

20 The over sampling buffer 302 is also coupled by the frame buffer interface 300 to
21 send and receive data to and from the frame buffer 202. The over sampling buffer 302 is

1 also coupled to the setup unit and registers 312 by line 318, and thus, to the processor
2 208. An output of over sampling buffer 302 is coupled to an input of the texture
3 blending unit 304. The over sampling buffer 302 translates data and then receives or
4 sends the data to or from the frame buffer 202.

5 More specifically, the present invention preferably stores the color words
6 representing the pixels in the frame buffer 202 with one word per pixel, as illustrated in
7 Figure 5. The word size is preferably 16 bits to reduce the memory storage and
8 bandwidth requirement of the frame buffer 202. However, for true color operating on
9 24 bits is preferred to produce higher quality images. While the present invention will
10 now be discussed in terms of a first word size (x) that is 16 bits and a second larger
11 word size (y) that is 24 bits, those skilled in the art will understand that the present
12 invention applies with equal vigor for other values of x and y so long as $y > x$.

13 This difference in word sizes can best be understood with reference to Figure 5.
14 Figure 5 illustrates the relationship between the pixel words as stored in the frame
15 buffer 202, the sub-samples stored in the over sampling buffer 302 and the over
16 sampled values 504 in relation to each other. As shown, each pixel to be rendered on
17 the display is preferably represented as a 16-bit word in the frame buffer 202. Through
18 the use of over sampling, the 16-bit word is used to generate eight 16-bit words or sub-
19 samples that represent the pixel. The over sampling buffer 302 includes conventional
20 control logic controllable by the setup unit and registers 312 to use data from the frame
21 buffer 202 to create eight sub-samples per pixel. Figure 5 also shows graphically the

1 relationship of each of the sub-samples to each other in forming the pixel. The over
2 sampling buffer 302 preferably stores the eight sub-samples in sequence consecutively
3 as shown in the middle of Figure 5. These eight sub-samples can in turn be used to
4 generate the equivalent of 24-bit color. By using a matrix as shown in Figure 5, sub-
5 samples 0-7 are used as a substitute for storing 24-bit color per pixel in the frame buffer
6 202. The over sampling buffer 302 preferably has storage sufficient to hold eight sub-
7 samples for each pixel in the frame buffer 202. The over sampling buffer 302 also
8 includes control logic for averaging the eight sub-samples down to a single 16-bit word
9 in the frame buffer 202. After the triangle processor (collectively the setup engines and
10 other units) renders the sub-samples to the over sampling buffer 302, the over sampling
11 buffer 302 filters down the eight sub-samples down to a respective pixel in the frame
12 buffer 202. In particular, the over sampling buffer 302 simply averages the eight sub-
13 samples in the over sampling buffer 302 down to a pixel, and writes the pixel to the
14 frame buffer 202.

15 The texture blending unit 304 has inputs and outputs and is coupled to receive
16 the output of the over sampling buffer 302. The texture blending unit 304 is coupled to
17 the setup unit and registers 312 to receive commands and data. The texture blending
18 unit 304 is also coupled to the frame buffer interface 300 to provide data without
19 passing through the other units 306, 308, 310. The texture blending unit 304 performs
20 conventional operations for blending a diffuse color with textures. The texture
21 blending unit 304 might also perform new texture blending operations such as blending

1 two textures together, which is not conventional. The output of the texture blending
2 unit 304 is provided as an input to the alpha test unit 306.

3 Similarly, the alpha test unit 306 has input and outputs and is coupled to receive
4 the output of the texture blending unit 304. The alpha test unit 306 is coupled to the
5 setup unit and registers 312 to receive commands and data. The alpha test unit 306 is
6 also coupled to output of the texture blending unit 304 to receive data upon which an
7 alpha test is performed. The output of the alpha test unit 306 is coupled to an input of
8 the Z compare unit 308. The alpha test unit 306 performs conventional pixel rejection
9 for specific alpha ranges. More particularly, the alpha test compares the alpha value of
10 a pixel to a threshold that is preferably received from the set up unit and registers 312.
11 The comparison type, $= > <$, is also received from the set up unit and registers 312. If the
12 alpha value for a given pixel is greater than or equal to the threshold, then the pixel
13 value is output by the Z compare unit 308 and passed on to the Z compare unit 308. If
14 the alpha value for a given pixel is not greater than or equal to the threshold then the
15 pixel is rejected without additional processing. The output of the alpha test unit 306 is
16 provided as an input to the Z compare unit 308.

17 Likewise, the Z compare unit 308 has input and outputs and is coupled to receive
18 the output of the alpha test unit 306. The Z compare unit 308 is coupled to the setup
19 unit and registers 312 to receive commands and data. The Z compare unit 308 is also
20 coupled to the over sampling buffer 320 via line 320 to provide data without passing
21 through the alpha blending unit 310, and to receive data to be processed directly from

1 the over sampling buffer 302. The Z compare unit 308 performs a conventional Z
2 comparison that is used to allow the programmer to eliminate the rendering of hidden
3 lines and surfaces based on the Z value. The output of the Z compare unit 308 is
4 provided as an input to the alpha blending unit 310.

5 The alpha blending unit 310 has input and outputs, and is coupled to receive the
6 output of the Z compare unit 308. The alpha blending unit 310 is coupled to the setup
7 unit and registers 312 to receive commands and data. The alpha blending unit 310 is
8 also coupled to the over sampling buffer 302 to receive the source or destination values
9 for the pixels. The alpha blending unit 310 performs both conventional alpha blending
10 and also alpha blending for pixels represented by multiple sub-sample words. For
11 example, the present invention is described in terms of each pixel having eight sub-
12 samples of 16-bits each. However, those skilled in the art will recognize that the present
13 invention is applicable to numbers of sub-samples other than eight and word sizes
14 other than 16 bits. As has been noted above, the alpha blending operation provides the
15 user with the ability to create images that appear transparent by blending a source
16 image with a background or destination image. The output of the alpha blending unit
17 310 is coupled to the input of the dither unit 314.

18 Finally, the dither unit 314 has inputs and outputs, and is coupled to receive the
19 output of the alpha blending unit 310. The dither unit 314 is coupled to the setup unit
20 and registers 312 to receive commands and data. The dither unit 314 is also coupled to
21 the over sampling buffer 302 to receive data used for dithering and for storing blended

1 and dithered data back in the over sampling buffer 302. The dithering unit 314 is of a
2 conventional type performing color dithering according the values output by the alpha
3 blending unit 310.

4 Figure 4 shows an exemplary embodiment of the alpha blending unit 310 of the
5 present invention. The preferred embodiment of the alpha blending unit 310 includes a
6 source register 400, a blend value register 402, a plurality of sub-sample destination
7 registers 404, 406, 408, 410, 412, 414, 416, 418, a first multiplier 420, a subtracter 422, an
8 accumulator 424, a divider or shifter 426, a second multiplier 428 and an adder 430.

9 Figure 4 illustrate the operation of portions of the alpha blending unit 310 in processing
10 blending for a single pixel.

11 The source register 400 has an input and an output, and stores a source color
12 value during the blending operation. The input of the source register 400 is coupled to
13 receive the source color value corresponding to the pixel from the frame buffer 202 or
14 the set up unit registers 312. The output of the source register 400 is coupled to the
15 input of the first multiplier 420 and is used to generate a first portion of the ultimate
16 blend value.

17 The blend value register 402 has an input and an output, and stores the blend
18 value (α) to be used in during the blending operation. As noted above, the blend value
19 (α) indicates the fractional value to the blend result that will be provided by the source
20 color. The input of the blend value register 402 is coupled to receive the blend value
21 corresponding to the pixel from the frame buffer 202 or the set up unit registers 312.

1 The output of the blend value register 402 is coupled to the input of the first multiplier
2 420 and is used to generate a first portion of the ultimate blend value. The output of the
3 blend value register 402 is also coupled to an input of the subtracter 422 and used to
4 generate the second portion of the ultimate blend value.

5 The alpha blending unit 310 also provides a plurality of sub-sample destination
6 registers 404, 406, 408, 410, 412, 414, 416, 418. Each of the plurality of sub-sample
7 destination registers 404, 406, 408, 410, 412, 414, 416, 418 has an input coupled to receive
8 one of the destination sub-sample values corresponding to the pixel from the frame
9 buffer 202 or the set up unit registers 312. In accordance with the present invention, the
10 alpha blending unit 310 may use any number of the sub-sample buffers from zero to
11 eight. For example, if only 3 of the sub-samples are to be blended, then only 3 registers are
12 used, and the remaining registers output a zero value. The output of each sub-sample
13 destination register 404, 406, 408, 410, 412, 414, 416, 418 is coupled to the input of the
14 accumulator 424. The present invention advantageously used a clever technique to
15 reduce the computation required to perform alpha blending. To reduce the amount of
16 work needed to do alpha blending with over sampling, a single alpha blend is
17 performed rather than performing eight alpha blends, one with each sub-sample. The
18 sub-sample destination registers 404, 406, 408, 410, 412, 414, 416, 418 are used to
19 respectively store all 8 sub-samples (for a single pixel) from the destination which is
20 based on (X, Y) in screen space. The sub-sample destination registers 404, 406, 408, 410,
21 412, 414, 416, 418 are coupled to the over sampling buffer 302 to receive the data.

As noted above, the inputs of the accumulator 424 are coupled to the outputs of the sub-sample destination registers 404, 406, 408, 410, 412, 414, 416, 418. The accumulator 424 sums the signals from the sub-sample destination registers 404, 406, 408, 410, 412, 414, 416, 418 and outputs the sum to the shifter 426. The accumulator 424 also has a control input coupled to the output of the setup unit and registers 312 via line 318 to receive commands and data. In particular, the setup unit and registers 312 provide a pixel mask signal that indicates which of the pixel sub-samples are to be summed together. For example, the setup unit and registers 312 provide an eight-bit value each bit indicating which of the sub-samples are to be blended. The shifter 426 advantageously divides the sum output by the accumulator 424 by the number of sub-samples that are included within the sum. The signal for controlling the divider 426 is provided by setup unit and registers 312. In particular, the divider 426 also receives the pixel mask signal, and divides the sum by the number of bits that have a value of one in the pixel mask signal. As noted above, only some of the sub-samples may be modified. For those sub-samples, the accumulator 424 totals the destination color values. Then the output of the accumulator 424 is divided by the shifter 426 in response to the control signal (pixel mask signal) and according to the number of sub-samples being totaled to produce an average destination color. The shifter 426 then outputs the average destination color to the second multiplier 428.

The other input to the second multiplier 428 is provided from the subtracter 422. The subtracter 422 provides the value of one minus the blend value $(1-\alpha)$. The subtracter 422 preferably has a first input coupled to receive a value of 1 and a second

1 input coupled to receive the blend value. Those skilled in the art will realize that this
2 may be accomplished with in other logical ways such as using an adder and inverters.
3 The second multiplier 428 multiplies the average destination color by the one minus the
4 blend value to produce the second portion of the blend result. The output of the first
5 and second multipliers 420 and 428 are combined by adder 430 which provides a blend
6 value that can be re-stored for all the sub-samples that are being modified. This can be
7 done after dithering as shown in Figure 3. Alternatively, the blended value could be
8 stored back in the over sampling buffer 302 for each modified sub-sample without
9 dithering.

10 Once the blended values have been stored back in the over sampling buffer 302,
11 the sub-samples forming each pixel are converted back to pixel values for storage in the
12 frame buffer 202. More specifically, the eight sub-samples corresponding to a pixel are
13 box filtered for storage as a single value in the frame buffer 202. In other words, the
14 eight sub-samples are averaged to produce a value that can be stored back in the frame
15 buffer 202 to represent the pixel.

16 The alpha blending unit 310 of the present invention is particularly
17 advantageous as can be seen from a comparison to performing alpha blending
18 according to the prior art. The first column in Table 1 indicates the number of
19 operations required to perform alpha blending with the prior art versus performing
20 alpha blending with the present invention.

Prior art	Present invention
8 read operations to read sub-samples	8 read operations to read sub-samples
8 blend operations (1 per sub-sample)	1 blend operation
8 write operations to store sub-samples	8 write operations to store sub-samples
24 operations	17 operations

TABLE 1

As can be seen from the above table there is a significant computational saving to performing alpha blending according to the present invention. This value is further heightened when one considers that such a savings will result for each pixel and there are at least 640x 480 pixels in an image.

Referring now to Figure 6, a flow chart of the preferred process for performing alpha blending according to the present invention is shown. The present invention begins in step 600 by determining the sub-samples to be blended. Each pixel is preferably represented by eight sub-samples and the present invention is able to selectively blend any number of the sub-samples from 1 to 8. The number of sub-samples and which sub-samples to be blended are specified by the pixel mask signal received from the set up unit and registers 312. Once the sub-samples to be blended have been identified, the method continues in step 602 to determine the number (n) of sub-samples to be blended. Counting the number of 1 bits in the pixel mask signal does this. This is critical because this step identifies the divisor used in producing a composite or average destination color. Then in step 604, the destination color value for

1 each of the sub-samples is retrieved from the frame buffer 202 and store in a respective
2 register 404, 406, 408, 410, 412, 414, 416, 418. Then in step 606, the retrieved destination
3 color for each sub-sample is added together by the accumulator 424 to produce a sum
4 (S). Then in step 608, the sum (S) is divided by the number (n) of sub-samples as
5 determined in step 602 to produce the composite or average destination color. Then in
6 step 610, the source color (A) is retrieved and stored in the source color register 400.
7 Similarly, the blend value (C) is retrieved and stored in the blend value register 402.
8 Next in step 612, a single blend result (x) is generated by using the other components of
9 the alpha blending unit 310 according to the equation $x = A \cdot C + B \cdot (1 - C)$. Finally, in step
10 614, the blend result (x) is stored back in the frame buffer 202 as the destination color for
11 each of the n sub-samples. In an alternate embodiment, the blend result x may be used
12 in a simple box filter for all 8 sub-samples forming the pixel before being stored back in
13 the frame buffer 202 as the destination color.

14 While the present invention has been described with reference to certain
15 preferred embodiments, those skilled in the art will recognize that various
16 modifications may be provided. These and other variations upon and modifications to
17 the preferred embodiments are provided for by the present invention.

18

WHAT IS CLAIMED IS:

1 1. A system for blending a source color value with at least one color value
2 using a blend value, the system comprising:
3 a source register for storing a source color value, the source register having
4 inputs and outputs, the inputs of source register coupled to receive a
5 source color value;
6 a blend register for storing a blend value, the blend register having inputs and
7 outputs, the inputs of source register coupled to receive a blend value;
8 a composite destination generator having inputs and outputs, the composite
9 destination generator for producing a composite destination color value,
10 the inputs of the composite destination generator coupled to receive a
11 plurality of destination color values; and
12 a blending unit having inputs and outputs, the blending unit coupled to the
13 output of the source register, the output of the blend register and the
14 output of the composite destination generator, the blending unit
15 producing a blend result from the source color value, the blend value and
16 the composite destination color value.

1 2. The system of claim 1, wherein the composite destination generator
2 further comprises:

an accumulator having a plurality of inputs and output for summing a plurality of destination color values, the plurality of inputs coupled to receive respective destination color values; and

a divider having a first input, a second input and an output, the divider generating the composite color value, the first input coupled to the output of the accumulator, the second input coupled to receive a value indicating the number of color values being combined.

3. The system of claim 1, wherein the composite destination generator further comprises an adder coupled to receive a pixel mask signal.

4. The system of claim 1, wherein the divider is a group of shift and add registers.

5. The system of claim 2, wherein the composite destination generator further comprises a plurality of destination registers, each of the destination registers storing a respective sub-sample of the destination color for a pixel, each of the destination registers having an input and an output, the inputs of the destination registers coupled to receive respective destination sub-sample color values, the outputs of the destination registers coupled to respective inputs of the accumulator.

6. The system of claim 5, wherein the number of destination registers is eight.

1 7. The system of claim 1, wherein blending unit further comprises:
2 a first multiplier having inputs and outputs, the first multiplier coupled to the
3 output of the source register and the output of the blend register, the first
4 multiplier generating a first portion of the blend result;
5 a subtracter having inputs and outputs, the subtracter coupled to the output of
6 the output of the blend register, the subtracter generating a value for
7 blending the destination color;
8 a second multiplier having inputs and outputs, the second multiplier coupled to
9 the output of the subtracter and the composite destination generator, the
10 second multiplier generating a second portion of the blend result; and
11 an adder having inputs and an output, the inputs coupled to output of the first
12 multiplier and the second multiplier for receiving the first portion and the
13 second portion, the adder summing the first and second portion to
14 produce the blended result.

1 8. The system of claim 1, further comprising a box filter having inputs and
2 outputs, the input of the box filter coupled to the output of the over sampling buffer,
3 and the output of the box filter coupled to the input of a frame buffer interface.

1 9. The system of claim 1, further comprising an over sampling buffer having
2 a first set of inputs/outputs, a second set of outputs, and a third set of inputs/outputs,
3 the first set of inputs/outputs of over sampling buffer coupled a frame buffer, a second
4 set of outputs of the over sampling buffer coupled to the source register, and the third

5 set of inputs/outputs coupled between the over sampling buffer and the alpha blending
6 unit.

1 10. A method for performing blending of a pixel represented by a plurality of
2 destination sub-samples with a source color value, the method comprising the steps of:
3 determining a number of sub-samples to be blended;
4 retrieving a destination color value for each sub-sample;
5 adding the retrieved destination color value for each sub-sample to produce a
6 sum;
7 generating a composite destination color value;
8 retrieving a source color value;
9 retrieving a blend value; and
10 generating a blended result using the retrieved source color value, the blend
11 value and the composite destination color value.

1 11. The method of claim 10, wherein each pixel is represented by a plurality
2 of destination sub-samples and the method further comprising the steps of:
3 selecting a pixel for blending; and
4 determining a subset of the plurality of the destination sub-samples to be
5 blended.

1 12. The method of claim 10, wherein the step of generating a composite
2 destination color value is performed by dividing the sum by the determined number of
3 sub-samples to be blended.

13. The method of claim 10, wherein the step of generating the blend value further comprises the steps of:

 multiplying the source color value by the blend value to produce a first portion;
 subtracting the blend value from one;
 multiplying the composite destination color value by the subtracted value to produce a second portion; and
 adding the first and second portions to produce the blend result.

14. The method of claim 10 further comprising the step of storing the blended result back in the frame buffer as the destination color for each of the retrieved sub-samples.

15. The method of claim 10 further comprising the step of box filtering the blended result.

16. An apparatus for performing blending of a pixel represented by a plurality of destination sub-samples with a source color value, the apparatus comprising:

 means for determining a number of sub-samples to be blended;
 means for retrieving a destination color value for each sub-sample;
 means for adding the retrieved destination color value for each sub-sample to produce a sum;
 means for generating a composite destination color value;

9 means for retrieving a source color value;
10 means for retrieving a blend value; and
11 means for generating a blended result using the retrieved source color value, the
12 blend value and the composite destination color value.

1 17. The apparatus of claim 16, wherein each pixel is represented by a plurality
2 of destination sub-samples and the apparatus further comprises:

3 means for selecting a pixel for blending; and
4 means for determining a subset of the plurality of the destination sub-samples to
5 be blended.

1 18. The apparatus of claim 16, wherein the means for generating a composite
2 destination color value divides the sum by the determined number of sub-samples to be
3 blended.

1 19. The apparatus of claim 16, wherein the means for generating the blend
2 value further comprises:

3 means for multiplying the source color value by the blend value to produce a
4 first portion;
5 means for subtracting the blend value from one;
6 means for multiplying the composite destination color value by the subtracted
7 value to produce a second portion; and
8 means for adding the first and second portions to produce the blend result.

1 20. The apparatus of claim 16 further comprising means for storing the
2 blended result back in the frame buffer as the destination color for each of the retrieved
3 sub-samples.

1 21. The apparatus of claim 16 further comprising means for box filtering the
2 blended results.

1 **A SYSTEM AND METHOD FOR PERFORMING BLENDING USING AN OVER**
2 **SAMPLING BUFFER**

3
4 **Abstract of the Disclosure**

5 The present invention provides an alpha blending unit that is able to perform
6 alpha blending on sub-samples of a pixel in an efficient manner. The alpha blending
7 unit preferably comprises a plurality of registers for storing a source color, a blending
8 value, and a plurality of destination sub-sample values, multipliers, adders, an
9 accumulator and a divider. The alpha blending unit advantageously sums the
10 destination sub-sample values and then divides them by the number of sub-samples to
11 generate a combined destination color value. This combined destination color value
12 along with the source color and a blending value are then provided to the multipliers,
13 and adders to generate a new destination color value for the pixel.




Figure 1
(Prior Art)




Figure 2




Figure 3




Figure 4





Figure 5

Figure 6



DECLARATION					ADDITIONAL INVENTOR(S) Supplemental Sheet			
Name of Additional Joint Inventor, if any:					<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Randy	Middle Initial	X.	Family Name	Zhao	Suffix e.g. Jr.		
Inventor's Signature					Date	4/8/98		
Residence: City	Fremont	State	CA	Country	U.S.A.	Citizenship	P.R. China	
Mailing Address	40338 San Sebastian Place							
Mailing Address								
City	Fremont	State	CA	Zip	94539	Country	U.S.A.	

Name of Additional Joint Inventor, if any:					<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Anoop	Middle Initial		Family Name	Khurana	Suffix e.g. Jr.		
Inventor's Signature					Date	4/8/98		
Residence: City	Fremont	State	CA	Country	U.S.A.	Citizenship	U.S.	
Mailing Address	193 Old Glory Court							
Mailing Address								
City	Fremont	State	CA	Zip	94539	Country	U.S.A.	

Name of Additional Joint Inventor, if any:					<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Roger	Middle Initial		Family Name	Niu	Suffix e.g. Jr.		
Inventor's Signature					Date	April 8, 1998		
Residence: City	San Jose	State	CA	Country	U.S.A.	Citizenship	U.S.	
Mailing Address								
Mailing Address	1061 Harlan Drive							
City	San Jose	State	CA	Zip	95129	Country	U.S.A.	

Name of Additional Joint Inventor, if any:					<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Dong-Ying	Middle Initial		Family Name	Kuo	Suffix e.g. Jr.		
Inventor's Signature					Date	4/8/98		
Residence: City	Pleasanton	State	CA	Country	U.S.A.	Citizenship	U.S.	
Mailing Address	7857 Olive Court							
Mailing Address								
City	Pleasanton	State	CA	Zip	94588	Country	U.S.A.	
<input checked="" type="checkbox"/> Additional inventors are being named on supplemental sheet(s) attached hereto								

Name of Additional Joint Inventor, if any:				<input type="checkbox"/> A petition has been filed for this unsigned inventor			
Given Name	Sreenivas	Middle Initial	R.	Family Name	Kottapalli	Suffix e.g. Jr.	
Inventor's Signature	<i>Sreen Kottapalli</i>				Date	4/9/98	
Residence: City	Milpitas	State	CA	Country	U.S.A.	Citizenship	U.S.
Mailing Address	43 Berylwood Lane						
Mailing Address							
City	Milpitas	State	CA	Zip	95035	Country	U.S.A.
<input type="checkbox"/> Additional inventors are being named on supplemental sheet(s) attached hereto							

18235/1412

<p>0010/PTO Rev. 6/95</p> <p style="text-align: center;">U.S. Department of Commerce Patent and Trademark Office</p> <p style="text-align: center; font-weight: bold; font-size: 1.2em;">DECLARATION FOR UTILITY OR DESIGN PATENT APPLICATION</p> <p><input checked="" type="checkbox"/> Declaration Submitted with Initial Filing OR <input type="checkbox"/> Declaration Submitted after Initial Filing</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">Attorney Docket Number</td> <td>3159</td> </tr> <tr> <td>First Named Inventor</td> <td>Eric Young</td> </tr> <tr> <td colspan="2" style="text-align: center;"><i>COMPLETE IF KNOWN</i></td> </tr> <tr> <td>Application Number</td> <td></td> </tr> <tr> <td>Filing Date</td> <td></td> </tr> <tr> <td>Group Art Unit</td> <td></td> </tr> <tr> <td>Examiner Name</td> <td></td> </tr> </table>	Attorney Docket Number	3159	First Named Inventor	Eric Young	<i>COMPLETE IF KNOWN</i>		Application Number		Filing Date		Group Art Unit		Examiner Name	
Attorney Docket Number	3159														
First Named Inventor	Eric Young														
<i>COMPLETE IF KNOWN</i>															
Application Number															
Filing Date															
Group Art Unit															
Examiner Name															

As a below named inventor, I hereby declare that.

My residence, post office address, and citizenship are as stated below next to my name

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

A SYSTEM AND METHOD FOR PERFORMING BLENDING USING AN OVER SAMPLING BUFFER

the specification of which

(Title of the Invention)

☒ is attached hereto

OR

☐ was filed on (MM/DD/YYYY) [] as United States Application Number or PCT International Application Number [] and was amended on (MM/DD/YYYY) [] (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment specifically referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37 Code of Federal Regulations. § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 (a)-(d) or § 385(b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application Number(s)	Country	Foreign Filing Date (MM/DD/YYYY)	Priority Not Claimed	Certified Copy Attached?	
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
			<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

☐ Additional foreign application numbers are listed on a supplemental priority sheet attached hereto:

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.

Application Number(s)	Filing Date (MM/DD/YYYY)	
		<input type="checkbox"/> Additional provisional application numbers are listed on a supplemental sheet attached hereto.

DECLARATION				Page 2	
<p>I hereby claim the benefit under Title 35, United States Code § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of Title 35, United States Code § 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.</p>					
U.S. Parent Application Number	PCT Parent Number	Parent Filing Date (MM/DD/YYYY)	Parent Patent Number (if applicable)		
<input type="checkbox"/> Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.					
<p>As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:</p>					
Name		Registration Number	Name		Registration Number
Greg T. Sueoka Sanjay Prasad		33,800 36,247	Rajiv P. Patel		39,327
<input type="checkbox"/> Additional attorney(s) and/or agent(s) named on a supplemental sheet attached hereto.					
<p>Please direct all correspondence to:</p> <div style="text-align: center; margin-top: 10px;"> Greg T. Sueoka Fenwick & West LLP Two Palo Alto Square Palo Alto, CA 94306 U.S.A. </div>					
Telephone		(650) 858-7194		Fax (650) 494-1417	
<p>I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.</p>					
Name of Sole or First Inventor:			<input type="checkbox"/> A petition has been filed for this unsigned inventor		
Given Name	Eric	Middle Initial	S.	Family Name	Young
Inventor's Signature	<i>Eric Young</i>			Date	4/8/98
Residence: City	San Jose	State	CA	Country	U.S.A.
Mailing Address	3202 Tuscan Park Court				
Mailing Address					
City	San Jose	State	CA	Zip	95135
		Country	U.S.A.		
<input checked="" type="checkbox"/> Additional inventors are being named on supplemental sheet(s) attached hereto					